## CLAIMS

## What is claimed is:

| - , ,  |  |
|--|--|
| SUL  | A circuit device comprising:                                     |
| CH 2   | a first transistor including a first metal gate electrode        |
| 3  | overlying [a over] a first gate dielectric on a first area of a  |
| 4  | semiconductor substrate and having a work function corresponding |
| fig. 7 5                                       | to the work function of one of P-type silicon and N-type         |
| 6  | silicon; and   |
| [] 7   | a second transistor complementary to the first transistor        |
| 7 8 9 9 P                                      | including a second metal gate electrode over a second gate       |
| ** 9   | dielectric on a second area of a semiconductor substrate and     |
| []<br>[]                                       | having a work function corresponding to the work function of the |
| 11<br>C)<br>C)<br>C)<br>C)<br>T) 1<br>C) 2     | other one of P-type silicon and N-type silicon.                  |
| <u>– ,                                    </u> | 2. The integrated circuit device of claim wherein the first      |
| 니<br>급 2                                       | metal gate electrode is one of a pure metal, a deped metal, and  |
| 3  | a metal alloy.   |

3. A method of forming a circuit device, comprising:

forming a gate dielectric overlying a region of a substrate;

depositing a metal layer over the gate dielectric; and modifying the Fermi level of the metal layer.

2

3

5

1

- The method of claim 3, further comprising the step of 1 2 patterning the metal layer into a gate electrode.
- The method of claim 3, wherein the step of modifying the 1 5.
- Fermi level of the metal layer includes chemically reacting the 2
- metal layer with a compound. 3
- The method of claim 5, wherein the region of the substrate 1 6. 2 includes a first region and a second region, and prior to the
- step of modifying the first metal layer, the method further
- comprises the step of:
  - masking the metal layer over the second region.
  - The method of claim 6 wherein the masking step includes 7. masking with an inert compound.
- 8. The method of claim 6, wherein the masking step includes masking with a masking compound that reacts with the metal layer 2 over the second region to modify the Fermi level of the reaction 3
- product. 4
- The method of claim 8, wherein the masking compound is 1 9.
- 2 polysilicon.

- 1  $10\sqrt{}$  The method of claim 3, wherein the step of modifying the
- 2 Fermi level of the metal layer includes alloying the metal layer
- with one of a second metal layer and a silicon.
- 1 11. The method of claim 10, wherein the region of the substrate
- 2 includes \a first region and a second region, and the step of
- 3 modifying the metal layer comprises modifying one of the first
- 4 region and the second region.
- 1 12. The method of claim 11, wherein the step of alloying the
- 2 metal layer includes alloying with a polysilicon.
- 1 13. The method of claim 3, wherein the step of modifying the
- 2 Fermi level of the metal layer includes implanting an ion into
- 3 the metal layer
- 1 14. The method of claim 13, wherein the region of the substrate
- includes a first region and a second region, and the step of
- modifying the metal layer comprises modifying one of the first
- 4 region and the second region.
- 1 15. The method of claim 14, wherein after the step of modifying
- 2 the metal layer of one of the first region and the second
- region, the method comprises the step of modifying the other of
- 4 the first region and the second region.

add (6) add a